

Advanced Information

Port Replacement Unit (PRU)

The MC68HC24 is a peripheral device which replaces ports B and C of the MC68HC1 microcontroller (MCU). These ports are lost when the MCU is placed in the expanded or special test modes of operation. Port B is a general-purpose output port. Port C is a general-purpose input/output port complemented by full handshaking capability. This device can also be used in an emulator as a replacement for port B, port C, STRB, and STRB. Applications requiring external memory in early production or top of the line models can also use the MC68HC24 for parallel I/O. When used in these expanded systems, a later switch to single-chip solution will be transparent to software.

The MC68HC24 is not restricted to simply replacing MC68HC1 ports. The MC68HC24 should be considered as a cost-effective solution for any MC68000 microcomputers system requiring I/O expansion, parallel printer interface, or interprocessor communications in multi-MCU systems.

Package	Type	Order Number
Plastic	P Suffix	MC146823P
PLCC	FN Suffix	MC146823FN

PIN ASSIGNMENT

40	1	PC2/PC1	2	3	PC3	4	PC4/CA1	5	PC5/CA2	6	PC6/CA1	7	PC7/CA2	8	PC8/CA3	9	PC9/CA4	10	PC10/CA5	11	PC11/CA6	12	PC12/CA7	13	PC13/CA8	14	PC14/CA9	15	PC15/CA10	16	PC16/CA11	17	PC17/CA12	18	PC18/CA13	19	PC19/CA14	20	PC20/CA15	21	PC21/CA16	22	PC22/CA17	23	PC23/CA18	24	PC24/CA19	25	PC25/CA20
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40										
PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15	PC16	PC17	PC18	PC19	PC20	PC21	PC22	PC23	PC24	PC25	PC26	PC27	PC28	PC29	PC30	PC31	PC32	PC33	PC34	PC35	PC36	PC37	PC38	PC39	PC40										
CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12	CA13	CA14	CA15	CA16	CA17	CA18	CA19	CA20	CA21	CA22	CA23	CA24	CA25	CA26	CA27	CA28	CA29	CA30	CA31	CA32	CA33	CA34	CA35	CA36	CA37	CA38	CA39	CA40										

in assignments are the same for both the dual-in-

3

卷之三

- Supports All Handshake and IO Modes of the MC68HC11 Ports
- Automatic Conformance to the MC68HC11 Variable Memory Map
- Multiplied Addresses/Data Bus
- Can Be Used with the MC68HC11, MC146805E2, MC146805E3, and other CMOS Microcomputers
- 0- to 2.1-MHz Operation

卷之三

- **Software Features**
- **Minimizes Software Overhead for Parallel I/O Handshake Protocols**
- **Minimizes Software Overhead to MC68HC11 in Single-Chip Mode**

AS 13 AU/22

3

DC ELECTRICAL CHARACTERISTICS (V_{DD} = 5.0 V ± 10%, V_{SS} = 0 Vdc, T_A = T_L to T_H, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Output Voltage (Load = $\approx 10 \mu A$)	V _{OL}	—	0.1	V
All Outputs Except I _{RD} (see Note 1)	V _{OH}	V _{DD} - 0.1	—	V
Output Low Voltage (I _{OL} = 1.8 mA)	V _{OL}	—	0.4	V
Output High Voltage (I _{OL} = -0.8 mA, V _{DD} = 4.5 V)	V _{OH}	V _{DD} - 0.8	—	V
All Outputs Except I _{RD} (see Note 1)	V _{OH}	—	—	V
Input Low Voltage	V _{IL}	V _{SS}	0.2 × V _{DD}	V
Input High Voltage	V _{IH}	0.7 × V _{DD}	V _{DD}	V
I _{RD} Ports, 3-State Outputs (V _{in} = V _H or V _L , P80-PB7, P0C-P7, A0D-A07)	I _{O2}	—	≤ 10	μA
Input Current (V _{in} = V _{DD} or V _{SS}) E, AS, RW, CS, MODE, A12-A15, IOTEST, STRA	I _{in}	—	≤ 1	μA
Total Supply Current (see Note 2)	I _{DD}	—	5	mA
Input Capacitance	C _{in}	—	8.0	pF
Power Dissipation	P _D	—	28	mW

NOTES:

1. V_{OH} specification for I_{RD} is not applicable because it is an open-drain output pin.
2. Test conditions for total supply current are as follows:
 - a. C_L = 90 pF on Port B and A0D through A07, 0 dc loads, t_{yc} = 500 ns.
 - b. Port C programmed as inputs.
 - c. V_{IL} = V_{SS} - 0.2 V for P0C-P7, A0D-A02 and A0D (during t_{RD} = V_{IL}), t_{CS} = V_{DD} - 0.2 V for RESET, RW, A01 (during E = V_{IL}), MODE.
 - d. The E input is a squarewave from V_{SS} + 0.2 V to V_{DD} - 0.2 V.
 - e. AS input is 25% duty cycle from V_{SS} + 0.2 V to V_{DD} - 0.2 V.

PERIPHERAL PORT TIMING (V_{DD} = 5.0 V ± 10%, all timing is shown with respect to 20% V_{DD} and 70% V_{DD})

Characteristic	Symbol	Min	Max	Unit	Figure No.
Peripheral Data Setup Time (Port C)	I _{PDSU}	100	—	ns	4
Peripheral Data Hold Time (Port C)	I _{PDH}	50	—	ns	4
Delay Time, E Negative Transition to Peripheral Data Valid (Ports B and C, see Note 1)	I _{PWD}	—	100	ns	3, 5, 8, 9
Input Data Setup Time (Port C)	I _{IS}	60	—	ns	6, 7
Input Data Hold Time (Port C)	I _{IH}	100	—	ns	6, 7
Delay Time, E Positive Transition to STRB Asserted (see Note 1)	I _{DEB}	—	80	ns	5, 7, 8, 9
Setup Time, STRA Asserted to a Negative Transition (see Note 2)	I _{AES}	0	—	ns	7, 8, 9
Delay Time, E Rise to I _{RD} (see Note 3)	I _{IRD}	—	60	ns	7, 8, 9
Hold Time, STRA Asserted to Port C Data Valid (see Note 4)	I _{PCH}	—	100	ns	9
Three-State Hold Time	I _{PCC}	—	150	ns	9
STRB Cycle Time	I _{SPYC}	2	—	E _{cyc}	6, 7

NOTES:

1. The referenced clock edge for this characteristic differs from the MC68HC11.
2. If this setup time is met, STRB will be acknowledged in the next cycle. If it is not met, the response will be delayed one more cycle.
3. I_{RD} active when STRA is set in PIOC.
4. Port C timing is only valid for active drive (CWDM bit is not set in PIOC).




Figure 3. Port Write Timing Diagram




Figure 4. Port C Static Read Timing Diagram




Figure 5. Simple Output Stroke Timing Diagram




Figure 6. Simple Input Stroke Timing Diagram




Figure 7. Port C Input Handshake Timing Diagram

NOTES:
 1. After reading PIOC with STAF set.
 2. STAI set in PIOC.
 3. Figure shows rising edge STRA (EGA = 1) and high true STRB (INV/B = 1).




Figure 8. Port C Output Handshake Timing Diagram

NOTES:
 1. After reading PIOC with STAF set.
 2. STAI set in PIOC.
 3. Figure shows rising edge STRA (EGA = 1) and high true STRB (INV/B = 1).




Figure 7. Port C Input Handshake Timing Diagram

NOTES:
 1. After reading PIOC with STAF set.
 2. STAI set in PIOC.
 3. Figure shows rising edge STRA (EGA = 1) and high true STRB (INV/B = 1).




Figure 8. Port C Output Handshake Timing Diagram

NOTES:
 1. After reading PIOC with STAF set.
 2. STAI set in PIOC.
 3. Figure shows rising edge STRA (EGA = 1) and high true STRB (INV/B = 1).

Figure 9. Three-State Variation of Output Handshake Timing Diagram (STRA Enables Output Buffer)

NOTES:
 1. After reading PIOC with STAF set.
 2. STAI set in PIOC.
 3. Figure shows rising edge STRA (EGA = 1) and high true STRB (INV/B = 1).

Figure 9. Three-State Variation of Output Handshake Timing Diagram (STRA Enables Output Buffer)

BUS TIMING CHARACTERISTICS (V_{DD} = 5.0 V ± 10%; V_{SS} = 0 Vdc; TA = T_U to T_H; see Figure 10 for detailed timing diagrams)

Ident. Number	Characteristic	Symbol	1 MHz	2.1 MHz	Unit
1	Cycle Time	t _{cyc}	1000	—	ns
2	Pulse Width, E Low	PWEL	460	—	ns
3	Pulse Width, E High	PWEH	450	—	ns
4	Input and Clock Rise and Fall Time	t _{r, ff}	—	25	—
9	Address Hold Time	t _{AH}	20	—	ns
13	Non-Mixed Address Setup Time before E	t _{AS}	100	—	ns
15	Chip Select Hold Time (CS)	t _{CSH}	20	—	ns
18	Read Data Hold Time	t _{RDH}	10	75	ns
21	Write Data Hold Time	t _{WDH}	10	—	ns
24	Mixed Address Hold Time to AS Fall	t _{ASL}	60	—	ns
25	Mixed Address Hold Time	t _{AHL}	40	—	ns
26	Delay Time, E Fall to AS Rise	t _{ASD}	60	—	ns
27	Pulse Width, AS High	t _{PAWH}	150	—	ns
28	AS Fall to E Rise	t _{ASD}	60	—	ns
30	Peripheral Output Data Delay Time from E Rise (Read)	t _{ODDR}	20	240	ns
31	Peripheral Data Setup Time (Write)	t _{ODSW}	150	—	ns




Figure 10 Bus Timing Diagram

ADDRESS AND DATA BUS (A00 through AD7)

Multiplexed bus microprocessors save pins by presenting the address during the first portion of the bus cycle and using those same pins during the second portion of the bus cycle for data. Address and data multiplexing does not slow the access time of the MC68HC24 since the bus reversal from address to data occurs during the internal register access time. The low-order address must be stable (valid) prior to the fall of AS at which time the MC68HC24 latches the address presented on A00 through AD7. If the latched address is decoded, if CS is asserted, and if A12 through A15 match the contents of the INIT register, a selected register will be accessed.

RESET (RESET)

This active-low control input pin is used to initialize the MC68HC24 to a known start-up state. The system state after a reset is detailed in STATE AFTER RESET. This pin must remain at a low level for a minimum of two E-clock cycles to be recognized.

ENABLE (E)

The E clock input is the basic MPU/MCU clock. This clock provides most timing reference information to the MC68HC24. In general, when E is low an internal process is taking place. When E is high, data is being accessed.

The E clock runs at the external bus rate of the MPU/MCU and may range in frequency from dc to the maximum operating frequency of the device (i.e., this peripheral part is static). More information on the timing relationships between the various signals may be found in PERIPHERAL PORT TIMING and BUS TIMING CHARACTERISTICS.

ADDRESS STROBE (AS)

The AS input pulse serves to demultiplex the address/data bus. The falling edge of AS causes the addresses A00 through AD7 to be latched within the MC68HC24.

READ/WRITE (R/W)

The read/write pin is a high-impedance input signal which is used to control the direction of data flow along the multiplexed address/data bus. When the device is selected and the R/W input is high, the data output buffers are enabled and a selected register is read.

Data is written into the selected register when the chip is selected with R/W low. R/W signal is not latched by the MC68HC24, in order to guarantee that register contents are not corrupted. R/W must be stable prior to the rising edge of the E clock and must remain stable throughout the E clock high time.

CHIP SELECT (CS)

This input pin serves as the device chip select. The MC68HC24 is selected when 1) CS is low, 2) the contents of the INIT register match address lines A12 through A15, and 3) the lower order address lines (A00 through AD7) select an internal register address. All three of these conditions must be met to access the internal registers. The CS signal is latched on the rising edge of the E clock and must be stable prior to that edge.

No action will take place within the MC68HC24 during bus cycles in which 1) CS is not asserted, 2) the A12 through A15 address lines do not match the contents of the INIT register, or 3) an internal register is not addressed.

Strobe A is an edge detecting input used by port C. In the simple strobed I/O mode, Strobe B is a simple strobed and input handshake mode of operation, the programmed edge on STRA will latch the data on this port C into PORTCL in the output handshake mode. STRA inputs into PORTCL as a hand-shake acknowledge input signal indicating that an edge-sensitive acknowledge input signal indicating that port C output data are available on this port (see PORTS).

STROBE B (STRB)

While operating in the simple strobed I/O mode, Strobe B is a strobe output which pulses for each write to port B. In the full handshake mode of parallel I/O, STRB acts as a hand-shake output line. The STRB pin is a READY output in the

input handshake mode, inhibiting the external device from strobing new data into port C. In the output handshake mode, STRB is again a READY output; however, in this case it indicates that new data has been written to port C by the microprocessor.

INTERRUPT REQUEST (I/TO)

The I/TO output pin is an open-drain active-low signal that may be used to interrupt the microprocessor with a service request. The open drain output allows multiple devices to be wire-ORed together. This configuration requires an external resistor to VDD as no internal pullup is provided.

Strobed Input Port C

In this mode, there are two addresses where port C may be read—PORTC data register and PORTCL latch register. Even when the strobed input mode is selected, one or all of the bits in port C may be used as general purpose I/O lines. In other words, the DORC register still controls the data direction of all port C pins.

The STRA pin is used as an edge-detecting input. Either falling or rising edges may be specified as the significant edge by use of the EGA bit in PIOC. Whenever the selected active edge is detected at the STRA pin, the current logic levels at port C are latched into the PORTCL register and the strobe A flag (STAF) bit in PIOC is set.

If the STAF bit in PIOC is also set, then an interrupt sequence is requested on the I/TO pin. The STAF flag is automatically cleared by reading the PIOC register with STAF set (followed by a read of the PORTCL register with STAF set) or followed by a read of the PIOC register. Additional active edges of STRA continue to latch new data into PORTCL regardless of the state of the STAF flag. Consecutive active edges on STRA must be a minimum of two E-clock cycles apart.

Reads of the PORTCL register return the last value latched, while reads of the PORTC return the static level of the port C pins (inputs) or the level at the input to the pin driver (outputs).

Strobed Output Port B

In this mode, the STRB pin is a strobe output which is pulsed each time there is a write to port B. Data written to PORTB is stored in a latch which drives the port B pin drivers. Reads of port B return the levels at the inputs of those pin drivers.

The INV8 bit in the PIOC register controls the polarity of the pulse out of the STRB pin. If the INV8 bit is set, the strobe pulse will be a high-going pulse (two E-clock periods long) on a normally low line. If the INV8 bit is clear, the strobe pulse will be a low-going pulse (two E-clock periods long) on a normally high line.

FULL HANDSHAKE I/O

The full handshake modes of parallel I/O involve port C, STRA, and STRB. There are two basic modes input and output, and an additional variation on the output handshake mode that allows for three-state operation of port C. In all handshake modes, STRA is an edge-detecting input and STRB is a handshake output line. The effect of DORC is discussed in Input Handshake Protocol, Output Handshake Protocol, Three State Variation, and Interaction of Handshake and General Purpose I/O.

FIXED DIRECTION I/O (PORT B)

Port B is a general purpose output-only port. The data direction is fixed in order to properly enable the operation of the MC68HC11 port B. Reads of port B return the levels sensed at the input of the pin drivers. Write data is stored in an internal

latch which directly drives the output pin driver. Reset clears the data register forcing the outputs low.

SIMPLE STROBED I/O

The simple strobed mode of parallel I/O is controlled by the parallel I/O control (PIOC) register. This mode is selected when the HNDS bit in the PIOC register is clear. This mode forces PORTCL to be a strobed input port with the STRA pin used as the edge latching latch command input. Also, port B becomes a strobed output port with the STRB pin acting as the output pullup.

I/O TEST (IOTEST)

The MC68HC11 I/O port interrupt share the same vector address as ITC. As a result, an expanded MC68HC11 system incorporating an MC68HC24 to replace the displaced I/O features will appear to the software as a single chip solution. Refer to the INTERNAL REGISTER DESCRIPTION—PIOC and I/O PORTS—FULL HANDSHAKE I/O for additional information.

I/O PORTS

There are two 8-bit parallel I/O ports on the MC68HC24. Port C is a general purpose output-only port, whereas port B may be used as general purpose input and/or output pins as specified by DORC. In conjunction with STRA and STRB, ports B and C may be used for special strobed and handshake modes of parallel I/O as well as general purpose I/O.

GENERAL PURPOSE I/O (PORT C)

When used as general purpose I/O signals, each bit has associated with it one bit in the PORTC data register and one bit in the corresponding position in the data direction register (DORC). The DORC is used to specify the primary direction of data on the I/O pin; however, specification of line as an output does not disable the ability to read the line as a latched input.

When a bit which is configured as an output is read, the value returned will be the value at the input to the pin driver. When a pin is configured as an input by clearing the DORC bit, the pin becomes a high-impedance input. When writing to a bit that is configured as an input, the value will not affect the I/O pin; however, the bit will be stored as an internal latch so that if the line is later recognized as an output this value will appear at the I/O pin.

FIXED DIRECTION I/O (PORT B)

Port B is a general purpose output-only port. The data direction is fixed in order to properly enable the operation of the MC68HC11 port B. Reads of port B return the levels sensed at the input of the pin drivers. Write data is stored in an internal

Input Handshake Protocol

In the handshake scheme, port C is a latching input port. STRA is an edge-sensitive latch command from the external system that is driving port C and STRB is a READY output line controlled by logic in the MC68HC24.

In a typical system, an external device waiting to pass data to port C would test the READY line (STRB). When a ready condition was recognized, the external device would place data on the C inputs followed by a pulse on the STRA input to the MC68HC24. The active edge on the STRA line would latch the port C data into the PORTCL register. See the STAF flag (optionally causing an interrupt), and clear the READY line (STRB). Deassertion of the READY line would automatically inhibit the external device from strobing new data into port C. Reading the PORTCL latch register after reading PIOC with STAF set, clears the STAF flag. Whenever PORTCL is read, the READY (STRB) line is asserted indicating that new data may now be strobed into port C.

The STRB line can be configured (with the PLS control bit) to be a pulse output mode or a static output mode. In latched mode, the only difference between the pulse and interlock modes is that in pulse mode, the READY line pulses (asserts for only two E-clock periods after the latched data becomes available. While in interlock mode, the asserted state of the READY line lasts until new data is strobed into port C via the STRA input line.

The port C DDR bits should be cleared (input) for each bit that is to be used as a latched input bit. It is, however, possible to use some port C bits as latched inputs with the input handshake protocol and some other port C bits as static output bits. Static inputs and still other port C bits as static output bits.

The input handshake protocol has no effect on the use of port C bits as static inputs or static outputs. Reads of the PORTC register always return the static logic level at the port C pins for lines configured as input or at the inputs to the pin drivers (for lines configured as outputs). Data latched into PORTCL reflects the level at the port C pins. Writes to either the PORTC address or the PORTCL address will write information to the port C output register without affecting the input handshake strobes.

NOTE

After programming PIOC to enter the input handshake mode, STRB will remain in the inactive state. This precaution has been taken to ensure that the external system will not strobe data into PORTCL before all initialization is complete. When ready to accept data, the MPU/MCU should perform a dummy read of the PORTCL address. This operation will assert STRB initiating the input handshake protocol.

This operation limits the ability to use some port C bits as static inputs while using others as handshake outputs. However, it does not interfere with the use of some port C bits as static outputs while others are being used as three-state handshake outputs. Port C bits which are to be used as static outputs or normal handshake outputs should have their corresponding DDR bits set. Bits which are to be used as three-state handshake outputs should have their corresponding DDR bits clear.

Interaction of Handshake and General Purpose I/O

There are two addresses associated with the port C data register—the normal PORTC address and a second address (PORTCL) that accesses the input latch on reads and the normal port on writes. On writes to the second port output register (PORTCL) the data goes to the same port output register as it would on a write to the port output address. When operating in the output handshake mode, writing to PORTC will not clear

the normal PORTC data address and a second address (PORTCL) that accesses the input latch on reads and the normal port on writes. On writes to the second port output register (PORTCL) the data goes to the same port output register as it would on a write to the port output address. When operating in the output handshake mode, writing to PORTC will not clear

MC68HC24

the normal PORTC data address. The active edge on the STRA line (STRB) causes the READY (STRB) line to be automatically deasserted and the STAF status flag to be set (optionally causing an interrupt). In response to STAF being set, the program must our new data on port C as required. There are two addresses associated with the port C data register—the normal PORTC data address and a second address (PORTCL) that accesses the input latch on reads and the normal port on writes. On writes to the second port output register (PORTCL) the data goes to the same port output register as it would on a write to the port output address. When operating in the output handshake mode, writing to PORTC will not clear

